ESRG
news 29/06/2009
DAAD Workshop
Embedded System Design, Nis, Serbia, 29 June - 3 July 2009 11/07/2008
Predavanje:
Sistemi za brzu komunikaciju izmedu integrisanih kola: Od novih materijala i struktura do energetski-efikasnih mreža Vladimir Stojanovic Masacusetski Institut za Tehnologiju 11/07/2008
Kratki kurs:
Dizajniranje integrisanih sistema za brzu komunikaciju izmedu integrisanih kola Vladimir Stojanovic Masacusetski Institut za Tehnologiju 16/06/2008
 ELSYS Summer Internships |
|
|
| Home | |
|
|
| Staff | |
|
|
| Education | |
|
|
|
Research |
|
|
| Publications | |
|
|
| Activities | |
|
|
| Students | |
|
|
| Links | |
|
|
Research |
|||||||||||||||||||||||||
|
Embedded System Research group focuses on conducting various leading-edge interdisciplinary research in embedded systems with emphasis on issues related to power/energy, networking, real-time and fault-tolerance requirements. We will also consider the exploitation of systematic design and design automation techniques for industrial applications, telecommunications, medical instrumentation, digital signal processing applications, etc. The group currently works on areas related to: embedded networked sensing systems, and fault-tolerant circuit/system design. Current projects Low-Power Reconfigurable Fault-tolerant Platforms
Abstract: Embedded Systems (ESs) represent the major market of microprocessors. Recently there has been a definite tendency to utilize ESs in real time applications in which high performance and re-configurability, fault tolerance and reduced energy consumption are desirable. Within the framework of this project efficient solving of the three problems will be in focus of interest. Since field programmable gate arrays (FPGAs) were introduced there have radically changed the way digital logic is designed and deployed. FPGAs have made possible to use in numerous embedded applications. The first main goal of this project is to make designers comfortable with these issues, and able to exploit a vast opportunity that offers the reconfigurable logic. Modern ES architectures present new challenges to fault tolerant (FT) design engineers. Much previous work in FT hardware design focused on gate-level approaches, but now more work is needed at much higher level of abstraction, making complete design validation more difficult. The second goal of this project is to prepare design engineers how to set trade-off point between fault tolerance, performance, and low power consumption. Today, the power consumption of ESs is considered as one of the most important problems for portable devices. This is due to the limited cell battery lifetime. The third goal of this project is to navigate researchers towards design of efficient power management and energy harvesting circuitries implemented in ES devices.
Financial support: Ministry of Science and Technological Development of Serbia Completed projects
|
|||||||||||||||||||||||||
