Clock aligner based on delay locked loop with double edge synchronization

Mile Stojčev *, Goran Jovanović

Faculty of Electronic Engineering, P.O. Box 73, 18000 Niš, Serbia

Abstract

In CMOS multistage clock buffer design, the duty-cycle of clock is liable to be changed when the clock passes through several buffer stages. The pulse-width may be changed due to unbalance of the p and n MOS transistors in the long buffer. This paper describes a delay locked loop with double edge synchronization for use in a clock alignment process. Results of its SPICE simulation, that relate to 1.2 μm CMOS technology, shown that the duty-cycle of the multistage output pulses can be precisely adjusted to (50±1) % within the operating frequency range, from 55 MHz up to 166 MHz.

Keywords: Delay Locked Loop, Duty Cycle Corrector, Delay Line.
* Corresponding author:

Mile Stojčev

University of Niš
Faculty of Electronic Engineering
Aleksandra Medvedova 14
P.O. Box 73
18000 Niš
Serbia

E-mail: stojcev@elfak.ni.ac.yu
Phone: +381 18 529 660
Fax: +381 18 588 399
1. Introduction

Almost all contemporary digital VLSI systems and other digital systems rely on clock pulses to control the movement of data. To reach the highest circuit speed in CMOS applications, the clock distribution system must be carefully designed. A great deal of attention has been paid to clock recovery, clock regeneration, timing, and distribution during the last several years [1], [2], [3]. In [4] numerous clocking techniques and hardware structures of clocked storage elements for high-performance and low-power system are discussed.

Automatic control techniques, such as Phase-Locked Loop (PLL) and Delay-Locked Loop (DLL) have been widely used in high-speed clock alignment applications such as double-data rate (DDR) SDRAMs, pipelined microprocessors, network processors, etc. [5], [6].

In a PLL implementation the chip has its own reference clock oscillator (VCO) that is phase-locked to an external reference clock. In general, a PLL clock aligner is superior in applications where noise on the reference clock dominates, and self-induced jitter within the VCO is negligible. On the other hand, a DLL provides superior performance when a clean reference clock is available. A DLL is commonly used to lock the phase of the buffered clock to that of the input data. Typically, we meet this in applications where no clock synthesis is required, such as often the situation for multi-chip digital systems with well-designed system clock distribution network [5].

In high-speed design a multistage clock buffer implemented with a long inverter chain is often needed to drive a heavy capacitive load. For these designs, as well as for applications in which the timing of both edges of the clock is critical [7], it is difficult to keep the clock duty cycle at its ideal value 50 %, primarily due to various asymmetries in signal paths and unbalances of the $p$ and $n$ transistors in the long buffer. As a consequence the clock duty cycle will deteriorate from 50 %, and in the worst case, the clock pulse may disappear inside the clock buffer, as the pulse width becomes too narrow or too wide [8]. In [9], several structures of storage elements, that allow the same data throughput with half of the clock frequency, referred
to as Double-Edge Triggered Clocked Storage Elements (DETSE) are described. In addition, a comparison of DETSE with their single-edge triggered counterparts in terms of delay and power consumption is given. A classification, detailed timing characterization, evaluation, and design of the DETSE is presented in [10]. For more details related to results of experiments with dual-edge clocking processor for low-power see [11].

Duty-cycle distortion is usually addressed in PLLs by simply running the PLL’s VCO at twice the system frequency and using a post divider triggered on one edge of the VCO output to produce the output clock of the PLL. This ensures good 50% duty cycle. In a DLL, however no frequency multiplication is possible. Therefore, the duty-cycle of the output signal must be corrected to 50%. A conventional solution is to attach duty-cycle correction circuit to the clock output driver with the price of added area [12].

In this paper, we describe a new structure of a DLL circuit with clock alignment capability of both leading and trailing output pulse edges. This circuit can be used to obtain correct the duty-cycle factor (50%) in a multistage clock buffer. The rest of the paper is organized as follows. In Section 2 general structures of clock aligner circuits based on DLL and PLL approaches are depicted. In Section 3 the architecture, principle of operation and corresponding mathematical model of a delay locked loop with double edge synchronization, called DLL-DES, are described. Section 4 concentrates on implementation of DLL-DES’s constituents. Results obtained by SPICE simulation are presented in Section 5. Conclusions are given in Section 6.

2. Clock aligners

The goal of the clock distribution network is to organize clocking so that the delays from the source point of each clock or clock phase to its destination points are identical. In reality, however, no matter how each clock path is constructed, due to variations in wire delays and driver delays, no-uniform and possibly time-varying clock load, and negative effects of supply and substrate noise, any two paths within the VLSI IC will always have a delay difference. A clock aligner’s task is to phase-align a chip internal clock with a reference clock, effectively
removing the variable buffer delay and reducing uncertainty in clock phase between communicating VLSI IC constituents. Clock aligners (see Fig. 1) can be built using either PLLs or DLLs.

Fig. 1

In a PLL implementation (Fig. 1(a)) the circuit has its own oscillator (Voltage Controlled Oscillator - VCO) that is phase-locked to a reference clock, $CLK_{ref}$. The phase shift introduced by the clock buffers’ delay, $T_B$, is assumed to be changing as a consequence of wiring delay, temperature and voltage variations, etc. The clock buffers’ delay is eliminated by its inclusion in the control loop.

In DLL implementation (Fig. 1(b)) a voltage controlled variable delay line (VCDL) is inserted between the reference clock, $CLK_{ref}$, and the output clock, $CLK_{out}$. The delay is regulated so that $T_D + T_B = N*T_{ref}$ (usually $N=1$), where $T_D$ and $T_B$ relate to pulse time propagation through VCDL and Clock Buffer, respectively, and $T_{ref}$ corresponds to referent clock pulse period. The clock buffers’ delay is placed within a control loop and is eliminated.

PLL and DLL implementations have complementary advantages and disadvantages. Table 1 summarizes the main features of PLL and DLL clock aligners.

Table 1

Many factors control the speed of CMOS ICs, such as device dimensions, clocking strategy, architecture, clock distribution, etc. Here we focus our attention on clocking strategy and clock distribution problems.

To meet the demand for high-speed operation today, many systems adopt a double data rate (DDR) technologies, such as DDR SDRAM, double sampling ADC, clock and data recovery circuits, microprocessor circuits, etc. In these systems, both rising and falling edges of the clock are used to sample the input data, requiring that the duty-cycle of the clock be precisely maintained at 50%. Therefore, how to generate a clock with precise 50% duty-cycle for high-speed operation is an important issue. Namely, in high-frequency operations, clock outputs with
a short cycle time can be severely distorted as clock passes through many delay cells. Even if the duty cycle of $CLK_{\text{ref}}$ is 50% at the entrance, that of $CLK_{\text{out}}$ may deviate significantly from 50%. As a consequence, it can cause the output to have phase error, which could be fatal, especially in high-speed communication applications.

A conventional solution is to attach duty-cycle correction circuits to all output drivers with the price of added area, increased jitter, and further phase mismatch due to enlarged path [12]. There are several different methods for implementing 50% duty-cycle correctors, both in PLL and DLL control loops, intended to adjust the output duty-cycle of the multistage driver [8], [13-15]. Some of these methods are analog [16], while others are digital [17]. Each of these methods has its advantages and drawbacks. In all these circuits, the variable delay element is one of the key building blocks. Its precision directly affects the overall performance of the circuit.

3. DLL with double edge synchronization

The structure of the proposed Delay Locked Loop with Double Edge Synchronization (DLL–DES) clock alignment circuit is pictured in Fig. 2. The clock aligner is composed of a voltage controlled delay line, VCDL, two phase detectors, PD1 and PD2, two charge-pumps, CP1 and CP2, two first order low-pass filters, LP1 and LP2, and a multistage clock buffer, CB. The negative feedback in the loop adjusts the delay through the VCDL by integrating the phase shift errors that result between the periodic reference input, $CLK_{\text{ref}}$, and the multistage output, $CLK_{\text{out}}$.

<Fig. 2>

The underlying idea for this approach is to provide delay regulation for both a rising and trailing edge of the output clock pulse $CLK_{\text{out}}$. For implementation of variable delay regulation the building block VCDL is used. The control voltage $V_{bn}$ ($V_{bp}$) defines delay regulation of a rising (trailing) clock pulse edge. The phase detector PD1 (PD2) compares a phase shift of
rising (trailing) edges between the input, $CLK_{in}$, and output, $CLK_{out}$, clock pulses. UP1 (UP2) pulses cause $I_p$ to add charge to loop filter capacitor $C$, whereas DN1 (DN2) pulses remove charge. The LP1’s (LP2’s) output, $V_{ctrl1}$ ($V_{ctrl2}$), is connected to the VCDL control input at node $V_{bn}$ ($V_{bp}$). When the system, from Fig. 2, enters in stable state both edges of $CLK_{out}$ are synchronized and phase shifted in respect to the referent clock $CLK_{ref}$. An important feature of this architecture is that the duty-cycle of $CLK_{out}$ is maintained at value of 50%.

3.1. Equivalent model of DLL-DES: transfer function and pulse-width

The equivalent model of a DLL-DES is pictured in Fig. 3. It is decomposed into two independent control loops, DLL-R and DLL-F. The upper one, DLL-R, determines a time delay of the output rising edge, while the lower, DLL-F, define the time delay of falling edge. Both control loops are of almost identical structure. The differences are the following:

i) The phase detector PD1 is sensitive to a rising, while PD2 to a falling pulse edge;

ii) The voltage controlled delay line VCDL-R defines the time delay of a rising output pulse edge, while VCDL-F of the falling edge.

The building block CP1 has identical transfer function as CP2. The transfer functions of constituents LP1 and LP2 are identical, too.

<Fig. 3>

Having in mind that the delay alignment is performed independently for the rising and falling edge, in the analysis that follows, we assume that DLL-DES’s operation can be described as independent activities of two separate loops. Our analysis is based on frequency response of the DLL and is similar to that one described in [18]. Accordingly, for the upper loop, the output pulse delay $D_{outR}(s)$, is related to the input delay, $D_{refR}(s)$, by

$$D_{outR}(s) = (D_{refR}(s) - D_{outR}(s)) \cdot k_{PDR} \cdot k_{CPR} \cdot k_{LPR} \cdot k_{DLR}$$

where:

$$k_{PDR} = \frac{dC_{PDR}}{dD} = \frac{1}{T_{ref}}$$ — corresponds to phase detector sensitivity;
\[ k_{CPR} = \frac{dI_{CPR}}{dC_{PD}} = I_{CPR} \quad \text{charge pump current sensitivity}; \]

\[ k_{LPR} = \frac{dV_{ctrl}}{dI_{CPR}} = \frac{1}{sC_R} \quad \text{loop filter transfer function}; \text{ and} \]

\[ k_{DLR} = \frac{dD}{dV_{ctrl}} \quad \text{delay line sensitivity}, \]

with: \( f_{ref} \) – frequency of the referent clock, \( CLK_{ref} \); \( T_{ref} \) – time period of referent clock; \( DC \) – duty-cycle of PD1’s output at \( f_{ref} \); \( D = D_{outR} - D_{refR} \) – delay difference; \( I_{CPR} \) – output charge pump current; and \( C_R \) – filter capacitance.

By rearranging Eq. (1), for the DLL’s closed loop transfer function, \( H_{DLLR}(s) \), we obtain

\[
H_{DLLR}(s) = \frac{D_{outR}(s)}{D_{refR}(s)} = \frac{k_{PD} \cdot k_{CPR} \cdot k_{DLR}}{1 + k_{PD} \cdot k_{CPR} \cdot k_{DLR}} = \frac{1}{1 + s \cdot \frac{C_R}{k_{PD} \cdot k_{CPR} \cdot k_{DLR}}} = \frac{1}{1 + \frac{s}{\omega_{NR}}}
\]

(2)

where \( \omega_{NR} = \frac{k_{PD} \cdot k_{CPR} \cdot k_{DLR}}{C_R} = \frac{f_{ref} \cdot I_{CPR} \cdot k_{DLR}}{C_R} \) represents a pole of the DLL’s transfer function.

By analyzing Eq. (2) we conclude that the DLL has first order transfer function and the frequency of its pole corresponds to a loop bandwidth.

The delay at the DLL-DES’s output can be determined according to the transfer function which is obtained using an identical approach as one for conventional DLL architecture. Concerning the rise pulse edge, a transfer function has the form defined by Eq. (2). Accordingly the delay of a rising edge is defined by
\[ D_{\text{out}}(s) = H_{\text{DLLR}}(s) \cdot D_{\text{inR}}(s) = \frac{1}{1+s/\omega_{NR}} \cdot D_{\text{in}}(s). \quad (3) \]

For the transfer function of the falling edge, \( H_{\text{DLLF}}(s) \), we have

\[ H_{\text{DLLF}}(s) = \frac{D_{\text{out}}(s)}{D_{\text{in}}(s)} = \frac{1}{1+s/\omega_{NF}} \quad (4) \]

where \( \omega_{NF} = \frac{f_{\text{ref}} \cdot I_{\text{CPF}} \cdot k_{DLF}}{C_F}. \)

The delay of a falling edge is

\[ D_{\text{out}}(s) = H_{\text{DLLF}}(s) \cdot D_{\text{in}}(s) = \frac{1}{1+s/\omega_{NF}} \cdot D_{\text{in}}(s). \quad (5) \]

The pulse-width \( W_{\text{ref}} \) and \( W_{\text{out}} \) of the reference clock, \( \text{CLK}_{\text{ref}} \), and from the DLL-DES’s output, \( \text{CLK}_{\text{out}} \) (see Fig. 2) are defined as \( W_{\text{ref}} = D_{\text{out}} - D_{\text{in}} \) and \( W_{\text{out}} = D_{\text{out}} - D_{\text{out}} \), respectively.

The pulse-width of the DLL-DES’s output depends on a difference between \( D_{\text{out}} \) and \( D_{\text{out}} \), and is defined as

\[ W_{\text{out}}(s) = D_{\text{out}}(s) - D_{\text{out}}(s) = \frac{1}{1+s/\omega_{NR}} \cdot D_{\text{inR}}(s) - \frac{1}{1+s/\omega_{NF}} \cdot D_{\text{inF}}(s). \quad (6) \]

Due to symmetry in the DLL-DES, i.e. identical realizations of the upper and lower branch in the circuit model presented in Fig. 3, the following is valid, \( \omega_{NR} = \omega_{NF} = \omega_{N}. \) Accordingly, Eq. (6) can be written as

\[ W_{\text{out}}(s) = \frac{1}{1+s/\omega_{N}} \cdot W_{\text{ref}}(s) \quad (7) \]

Finally the transfer function \( H_{W}(s) \) which defines the ratio between the output and input pulse-width is given as
\[ H_w(s) = \frac{W_{out}(s)}{W_{ref}(s)} = \frac{1}{1 + \frac{s}{\omega_N}} \] (8)

By analyzing Eq. (8) we can conclude that the DLL-DES is:

- first order system,
- always stable, and
- the duty-cycle of the referent input, \( CLK_{ref} \), and output pulse, \( CLK_{out} \), is identical, an is equal to 50%.

4. Circuits implementation

In the sequel we will describe, in more details, the structure and principle of operation of each constituent of the DLL-DES based clock aligner.

4.1. Voltage controlled delay line

The actual implementation of a VCDL consists of a chain of variable delay buffers. Each delay buffer (adjustable timing element) is of identical structure. Current Starved Delay Element (CSDE) was chosen as a convenient candidate for realization of the delay buffer. The main design decision for such a choice was the following: CSDE provides independent delay regulation of both rising and falling clock pulse edges. Independent delay regulation can be achieved by varying the current of the \( p \) and \( n \) MOS transistors.

In conventional CSDE (see Fig. 4(a)) a single control voltage \( V_{ctrl} \), generated by a bias circuit, modulates the on resistance of pull-down \( M_3 \), and through a current mirror, pull-up \( M_4 \) [19]. The variable resistances control the current available to charge or discharge the parasitic load capacitance.

<Fig. 4>

In order to achieve independent, instead of single, variable resistances control, we propose here a modified version of CSDE, as one given in Fig. 4(b). In our approach, both control
voltages, \( V_{bnn} \) and \( V_{bp} \), directly drive gates of \( M_3 \) and \( M_4 \) MOS transistors, respectively. Transistors \( M_5 \) and \( M_6 \) act as symmetric loads and are used for two purposes: a) to make linear a voltage-to-delay transfer function of the CSDE; and b) provides correct initial condition for DLL operation even in a case when both control voltages \( V_{bnn} \) and \( V_{bp} \) are out-of-regulation limits (for example, \( M_3 \) and \( M_4 \) are switched off).

The delay element is realized as two-inverter stage. The propagation delay of the first stage, \( t_{1F} \), depends on gate voltages \( V_{bnn} \) (defines the delay of a falling edge \( t_{1F} \)) and \( V_{bp} \) (defines the delay of a rising edge \( t_{1R} \)) [20], respectively, that are defined as:

\[
t_{1F} = \frac{\tau}{\sqrt{k_3 k_5}} \cdot \text{arctan} \left( \frac{V_{dd}}{2} \cdot \sqrt{\frac{k_3}{k_5}} \frac{(V_{bnn} - V_m)^2}{2} + \left( \frac{V_{dd}}{2} - V_m \right) \left( V_{bp} - V_m \right) \right)
\]

(9)

\[
t_{1R} = \frac{\tau}{\sqrt{k_7 k_8}} \cdot \text{arctan} \left( \frac{V_{dd}}{2} \cdot \sqrt{\frac{k_7}{k_8}} \frac{(V_{bnn} - V_p)^2}{2} + \left( \frac{V_{dd}}{2} - V_m \right) \left( V_{bp} - V_p \right) \right)
\]

(10)

where: \( k_3, k_4, k_5 \) and \( k_6 \) are constants determined by technology parameters and transistor geometry; \( V_m, V_p \) – threshold voltages; and \( V_{dd} \) – supply voltage.

The pulse propagation time, \( t_2 \), of a second stage is fixed (i.e. does not depend on the control voltage) and is defined by [21]:

\[
t_{2F} = \frac{C_{L2}}{k_7 (V_{dd} - V_m)} \left[ \frac{2 \cdot V_m}{V_{dd} - V_m} + \ln \left( \frac{4 (V_{dd} - V_m)}{V_{dd}} - 1 \right) \right]
\]

(11)

\[
t_{2R} = \frac{C_{L2}}{k_8 (V_{dd} - V_p)} \left[ \frac{2 |V_p|}{V_{dd} - V_m} + \ln \left( \frac{4 (V_{dd} - V_p)}{|V_{dd}|} - 1 \right) \right]
\]

(12)

where: \( C_{L2} \) - output load capacitance of the second stage; \( V_{dd} \) – supply voltage; \( k_7 \) and \( k_8 \) – technology parameter; and \( V_m, V_p \) - threshold voltages.
The total time delay, $D$, of the current starved delay element pictured in Fig. 4(b) is obtained by summing pulse propagation delays through both inverter stages, i.e. $D = t_1 + t_2$. The delay of a rising, $D_R$, and falling edge, $D_F$, respectively, is defined as:

$$D_R = t_{1R} + t_{2R}$$
$$D_F = t_{1F} + t_{2F}$$

The modified CSDE was designed for 1.2 μm CMOS technology, and for 5 V supply voltage. A SPICE simulation results that correspond to delay functions of both rising and falling pulse edges are sketched with full-filed lines in Fig. 5, while those that correspond to the analytical models defined by equations (9) to (13) are pictured with dashed line. The obtained results (see Fig. 5) show that linear regulation of voltage-versus-delay can be achieved. In addition, good agreement (<5%) between the analytical model and results of simulation exists [20]. In general, CSDE offers good delay stability in respect to temperature and supply voltage variations. Its main disadvantage is relatively limited range of delay regulation.

The nominal delay which corresponds to one clock time period determines the optimal number of delay elements in the chain. Let note that our delay element (Fig. 4) is designed as non-inverting stage, so in general, an arbitrary number of delay elements can be build in the structure of the VCDL from Fig. 2. The VCDL from Fig. 2 was implemented as a chain of twelve delay elements. Let note that according to SPICE simulation, the delay sensitivity for the rising edge was $k_{DLR} = dD_R/dV_{bn} = -2.76 \text{ ns/V}$, and that for the falling edge was $k_{DLF} = dD_F/dV_{bp} = 4.06 \text{ ns/V}$.

4.2. Phase detector

The phase detector measures the phase difference between the time reference and the delay chain. High precision dynamic phase detection circuit based on true single phase logic [22] is adopted in our design. The main advantages of this circuit are simple hardware structure, high-
speed of operation, and small dead zone [19], [23]. The UP\textsubscript{x} and DN\textsubscript{x} (x refers to 1 or 2) are used to control the charge-pump circuit CP\textsubscript{x}. The PD1 (PD2) is sensitive to rising (falling) clock pulse edge. A modification, in respect to standard solution [19], is performed by substituting MOS transistors P\textsubscript{12}, N\textsubscript{12}, P\textsubscript{22}, and N\textsubscript{22} (see Fig. 6 (a)) with complementary ones N\textsubscript{11}, P\textsubscript{13}, N\textsubscript{21}, and P\textsubscript{23} (see Fig. 6(b), respectively.

Operational principles of PD1 and PD2 are shown in Fig. 7. The widths of UP and DN signals are proportional to the phase difference of the input signals. Fig. 7a (7b) shows the operation of PD1 (PD2). Waveforms on the left side of Fig. 7(a) (7(b)) correspond to a case when the signal $CLK_{out}$ (see Fig. 2) leads in respect to the signal $CLK_{ref}$. Otherwise, timing diagrams on the right side are valid ($CLK_{ref}$ leads the $CLK_{out}$ signal).

The phase detector is in essence a digital circuit sensitive to rising/falling edge. In our proposal, the circuits sketched in Fig. 6 are represented with their equivalent circuits as is given in Fig. 8. Both detectors, for rising and falling edge, are implemented with two D-flip flops, synchronously set by $CLK_{in}$ and $CLK_{out}$ pulses, and asynchronously reset through an AND gate. Reset input, R, is active when both UP and DN outputs are high.

4.3. Charge pump and loop filter

The charge-pump and loop filter structure is presented in Fig. 9(a). Transistors P\textsubscript{1} and N\textsubscript{1} act as switching elements driven by pulses UP and DN, while transistors P\textsubscript{2} and N\textsubscript{2} are employed as current sink and source, respectively. The charge-pump charges or discharges the filter capacitor, C. The voltage on this capacitor, $V_{ctrl}$ ($V_{bp}$ or $V_{bn}$ in Fig. 2), sets the VCDL stage propagation delay. The charge-pump the realization of an integrator transfer function with no
additional active amplifier, resulting in a zero-phase error in steady state. A small capacitor, $C$, is used for the low-pass loop filter. The current level of the charge-pump and the charge delivered/accepted at every rising/falling clock edge transition are set to a small value [19]. This allows the implementation of the loop capacitor on chip.

![Fig. 9](image)

The bias circuit provides correct operation of the charge pump. Its structure is given on the left side of Fig. 9(a). This circuit generates two control voltages, $V_{CP}$ and $V_{CN}$. These voltages define the charge and discharge currents of loop capacitor, $C$, that pass through transistors $P_2$ and $N_2$.

An equivalent model of the circuit from Fig. 9(a) is presented in Fig. 9(b). The circuit is characterized by entire symmetry, i.e. its upper and lower branches are electrically equivalent. We assume that UP and DN switches are ideal. Source and sink currents are equal and adjusted to be $I_{CP}=I_{CPR}=I_{CPF}=100\mu A$. Low-pass filter capacitors for both upper and lower branches are identical too, and are adjusted to $C=C_R=C_F=2\text{pF}$.

### 5. Simulation results

The DES-DLL sketched in Fig. 2 is implemented in 1.2 $\mu$m CMOS technology. It is supplied with $V_{dd}=5V$. SPICE simulation results that relate to referent clock excitation $f_{ref}=80$ MHz are given in Fig. 10. The DES-DLL is operatives within the frequency range from 55 MHz up to 166 MHz.

![Fig. 10](image)

Timing diagrams that correspond to referent input clock pulses, $CLK_{ref}$, and buffer output, $CLK_{out}$, are given in Fig. 10(a). Figure 10 shows that the locking time, $T_{LOCK}$, between the referent $CLK_{ref}$ and output $CLK_{out}$ pulses is less than 200 ns. We define $T_{LOCK}$ as a time interval starting from initial condition up to the instant when total coincidence of rising and falling edges
between both pulses, $CLK_{\text{ref}}$ and $CLK_{\text{out}}$, exists, (see Fig. 10(a)). If we assume that $CLK_{\text{ref}}$ is symmetrical then the coincidence corresponds to 50% duty-cycle of $CLK_{\text{out}}$.

Fig. 10(b) (10(c)) deals with waveforms that are obtained at the outputs UP1 (UP2), DN1 (DN2), and $V_{\text{ctrl1}}$ ($V_{\text{ctrl2}}$). As can be seen from Fig. 8(b) (8(c)) UPx and DNx signals define the control voltage $V_{\text{ctrl}}$ during the transition period ($0 < t < T_{\text{LOCK}}$). After that the system enters in stable state and UPx and DNx signals disappear and $V_{\text{ctrl}}$ takes a constant value.

According to the obtained results we can conclude that the proposed DES–DLL can be seen to have a wide-operational range and good duty-cycle correction capability.

Simulation results presented in Fig. 11 show that, within the full DLL-DES's operating range (55-166 MHz), the duty cycle error is less then 0.8 %.

In Table 2, a comparative survey of PWCL (Pulse Width Control Loop) characteristics, available to us from literature, is given.

Compared to the results presented in [8] and [13-16] we obtain: a) fast locking time; b) low duty-cycle error within the full frequency operating range; c) wide range of duty-cycle correction; and d) double-edge correction.

### 6. Conclusion

In this paper a new DLL architecture with clock alignment capability of both leading and trailing edges is described. In essence, the DLL-DES’s represents an alternative solution with additional circuit complexity in comparison to the conventional single-edge correction DLL. The DLL-DES’s complexity is result of involving two closed loops which operate separately. The first loop is intended for delay regulation of the rising, while the second for delay regulation of the falling pulse edges. In contrast to similar PWCL designs (presented in References [8], [13-16] and compared in respect to performance in Table 2) that are implemented in submicron
technology, in our proposal for DLL-DES implementation we have used 1.2µm CMOS technology. During this, a crucial idea of our paper was to point to the architectural details of DLL-DES, but not to its performance. Namely, the clock aligner has been designed specifically to correct precisely the duty-cycle factor in a multistage clock buffer to (50±1) % within the operating frequency range from 55 MHz up to 166 MHz. The proposed DLL based clock aligner keeps the same benefits of conventional DLL’s such as good absolute stability, fast-response, and low-level output jitter for both (rising and falling) edges. Such circuits can serve in many applications including clock distribution network within the VLSI ICs, high-speed DRAM, and core-to-core interconnects within a system-on-chip designs.

References


Figure captions:

**Fig. 1.** Clock aligner implementations: (a) PLL clock aligner, (b) DLL clock aligner.

**Fig. 2.** DLL’s architecture with double edges synchronization.

**Fig. 3.** Equivalent model of DLL-DES.

**Fig. 4.** Modified current starved delay element.

**Fig. 5.** Rising and falling edge delay in term of control voltages.

**Fig. 6.** Implementation of phase detectors for (a) raising and (b) falling edges.

**Fig. 7.** Waveforms of input and output signals for (a) phase detector 1 and (b) phase detector 2.

**Fig. 8.** Equivalent logical model of phase detectors for (a) raising and (b) falling edges.

**Fig. 9.** Current charge pump and loop filter implementation (a) and model (b).

**Fig. 10.** Simulation of DLL with double edges synchronization.

**Fig. 11.** Duty-cycle error.
Table 1

Comparisons of PLL and DLL

<table>
<thead>
<tr>
<th></th>
<th>PLL</th>
<th>DLL</th>
</tr>
</thead>
<tbody>
<tr>
<td>jitter accumulation</td>
<td>– no jitter accumulation</td>
<td></td>
</tr>
<tr>
<td>higher-order system</td>
<td>– 1st-order system</td>
<td></td>
</tr>
<tr>
<td>can be unstable</td>
<td>– always stable</td>
<td></td>
</tr>
<tr>
<td>hard to design</td>
<td>– easier to design</td>
<td></td>
</tr>
<tr>
<td>costly to integrate Loop Filter</td>
<td>– referent signal dependent</td>
<td></td>
</tr>
<tr>
<td>easy frequency multiplication</td>
<td>– difficult frequency multiplication</td>
<td>additional hardware is needed</td>
</tr>
<tr>
<td>additional hardware is not needed</td>
<td></td>
<td>additional hardware is needed</td>
</tr>
<tr>
<td>wide locking range</td>
<td>– limited locking range</td>
<td></td>
</tr>
</tbody>
</table>
Table 2

Comparative survey of PWCL characteristics

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Frequency range</td>
<td>625 MHz</td>
<td>0.5-1.25 GHz</td>
<td>400 MHz</td>
<td>0.3-1 GHz</td>
<td>500 MHz</td>
<td>55-166 MHz</td>
</tr>
<tr>
<td>CMOS technology</td>
<td>0.8 µm</td>
<td>0.35 µm</td>
<td>0.35 µm</td>
<td>0.35 µm</td>
<td>0.35 µm</td>
<td>1.2 µm</td>
</tr>
<tr>
<td>Locking time</td>
<td>300 ns</td>
<td>310 ns</td>
<td>120 ns</td>
<td>4 µs</td>
<td>1 µs</td>
<td>&lt;200 ns</td>
</tr>
<tr>
<td>Duty-cycle error</td>
<td>n.a.</td>
<td>±0.1 %</td>
<td>n.a.</td>
<td>n.a.</td>
<td>n.a.</td>
<td>±0.8 %</td>
</tr>
<tr>
<td>Reference clock</td>
<td>internal or external</td>
<td>external</td>
<td>external</td>
<td>external</td>
<td>external</td>
<td>external</td>
</tr>
<tr>
<td>Duty-cycle correction</td>
<td>30%</td>
<td>(35-75) %</td>
<td>(45-62.5) %</td>
<td>n.a.</td>
<td>(10-90) %</td>
<td>(20-80) %</td>
</tr>
<tr>
<td>Single/double edge correction</td>
<td>Single</td>
<td>Single</td>
<td>Single</td>
<td>Single</td>
<td>Single</td>
<td>double</td>
</tr>
</tbody>
</table>
Fig. 1. Clock aligner implementations: (a) PLL clock aligner, (b) DLL clock aligner.
Fig. 2. DLL's architecture with double edges synchronization.
Fig. 3. Equivalent model of DLL-DES.
Fig. 4. Modified current starved delay element.
Fig. 5. Rising and falling edge delay in term of control voltages.
Fig. 6. Implementation of phase detectors for (a) raising and (b) falling edges.
Fig. 7. Waveforms of input and output signals for (a) phase detector 1 and (b) phase detector 2.
Fig. 8. Equivalent logical model of phase detectors for (a) raising and (b) falling edges.
Fig. 9. Current charge pump and loop filter implementation (a) and model (b).
Fig. 10. Simulation of DLL with double edges synchronization.
Fig. 11. Duty-cycle error.