

Clock aligner based on delay locked loop with double edge synchronization

Mile Stojčev *, Goran Jovanović

Faculty of Electronic Engineering, P.O. Box 73, 18000 Niš, Serbia and Montenegro

Received 12 October 2006; received in revised form 22 February 2007

Available online 16 April 2007

Abstract

In CMOS multistage clock buffer design, the duty-cycle of clock is liable to be changed when the clock passes through several buffer stages. The pulse-width may be changed due to unbalance of the p- and n-OS transistors in the long buffer. This paper describes a delay locked loop with double edge synchronization for use in a clock alignment process. Results of its SPICE simulation, that relate to 1.2 μm CMOS technology, shown that the duty-cycle of the multistage output pulses can be precisely adjusted to $(50 \pm 1)\%$ within the operating frequency range, from 55 MHz up to 166 MHz.

© 2007 Elsevier Ltd. All rights reserved.

1. Introduction

Almost all contemporary digital VLSI systems and other digital systems rely on clock pulses to control the movement of data. To reach the highest circuit speed in CMOS applications, the clock distribution system must be carefully designed. A great deal of attention has been paid to clock recovery, clock regeneration, timing, and distribution during the last several years [1–3]. In [4], numerous clocking techniques and hardware structures of clocked storage elements for high-performance and low-power system are discussed.

Automatic control techniques, such as phase-locked loop (PLL) and delay-locked loop (DLL) have been widely used in high-speed clock alignment applications such as double-data rate (DDR) SDRAMs, pipelined microprocessors, network processors, etc. [5,6].

In a PLL implementation the chip has its own reference clock oscillator (VCO) that is phase-locked to an external reference clock. In general, a PLL clock aligner is superior

in applications where noise on the reference clock dominates, and self-induced jitter within the VCO is negligible. On the other hand, a DLL provides superior performance when a clean reference clock is available. A DLL is commonly used to lock the phase of the buffered clock to that of the input data. Typically, we meet this in applications where no clock synthesis is required, such as often the situation for multi-chip digital systems with well-designed system clock distribution network [5].

In high-speed design a multistage clock buffer implemented with a long inverter chain is often needed to drive a heavy capacitive load. For these designs, as well as for applications in which the timing of both edges of the clock is critical [7], it is difficult to keep the clock duty cycle at its ideal value 50%, primarily due to various asymmetries in signal paths and unbalances of the p and n transistors in the long buffer. As a consequence the clock duty cycle will deteriorate from 50%, and in the worst case, the clock pulse may disappear inside the clock buffer, as the pulse width becomes too narrow or too wide [8]. In Ref. [9], several structures of storage elements, that allow the same data throughput with half of the clock frequency, referred to as double-edge triggered clocked storage elements (DETSE) are described. In addition, a comparison of DETSE with their single-edge triggered counterparts in

* Corresponding author. Present address: University of Niš, Faculty of Electronic Engineering, Aleksandra Medvedova 14, P.O. Box 73, 18000 Niš, Serbia and Montenegro. Tel.: +381 18 529 660; fax: +381 18 588 399.
E-mail address: stojcev@elfak.ni.ac.yu (M. Stojčev).

terms of delay and power consumption is given. A classification, detailed timing characterization, evaluation, and design of the DETSE is presented in [10]. For more details related to results of experiments with dual-edge clocking processor for low-power see [11].

Duty-cycle distortion is usually addressed in PLLs by simply running the PLL's VCO at twice the system frequency and using a post-divider triggered on one edge of the VCO output to produce the output clock of the PLL. This ensures good 50% duty cycle. In a DLL, however no frequency multiplication is possible. Therefore, the duty-cycle of the output signal must be corrected to 50%. A conventional solution is to attach duty-cycle correction circuit to the clock output driver with the price of added area [12].

In this paper, we describe a new structure of a DLL circuit with clock alignment capability of both leading and trailing output pulse edges. This circuit can be used to obtain correct the duty-cycle factor (50%) in a multistage clock buffer. The rest of the paper is organized as follows. In Section 2 general structures of clock aligner circuits based on DLL and PLL approaches are depicted. In Section 3 the architecture, principle of operation and corresponding mathematical model of a delay locked loop with double edge synchronization, called DLL-DES, are described. Section 4 concentrates on implementation of DLL-DES's constituents. Results obtained by SPICE simulation are presented in Section 5. Conclusions are given in Section 6.

2. Clock aligners

The goal of the clock distribution network is to organize clocking so that the delays from the source point of each clock or clock phase to its destination points are identical. In reality, however, no matter how each clock path is constructed, due to variations in wire delays and driver delays, no-uniform and possibly time-varying clock load, and negative effects of supply and substrate noise, any two paths within the VLSI IC will always have a delay difference. A clock aligner's task is to phase-align a chip internal clock

with a reference clock, effectively removing the variable buffer delay and reducing uncertainty in clock phase between communicating VLSI IC constituents. Clock aligners (see Fig. 1) can be built using either PLLs or DLLs.

In a PLL implementation (Fig. 1a) the circuit has its own oscillator (voltage controlled oscillator – VCO) that is phase-locked to a reference clock, CLK_{ref} . The phase shift introduced by the clock buffers' delay, T_B , is assumed to be changing as a consequence of wiring delay, temperature and voltage variations, etc. The clock buffers' delay is eliminated by its inclusion in the control loop.

In DLL implementation (Fig. 1b) a voltage controlled variable delay line (VCDL) is inserted between the reference clock, CLK_{ref} , and the output clock, CLK_{out} . The delay is regulated so that $T_D + T_B = N \times T_{ref}$ (usually $N = 1$), where T_D and T_B relate to pulse time propagation through VCDL and Clock Buffer, respectively, and T_{ref} corresponds to referent clock pulse period. The clock buffers' delay is placed within a control loop and is eliminated.

PLL and DLL implementations have complementary advantages and disadvantages. Table 1 summarizes the main features of PLL and DLL clock aligners.

Many factors control the speed of CMOS ICs, such as device dimensions, clocking strategy, architecture, clock distribution, etc. Here we focus our attention on clocking strategy and clock distribution problems.

To meet the demand for high-speed operation today, many systems adopt a double data rate (DDR) technologies, such as DDR SDRAM, double sampling ADC, clock and data recovery circuits, microprocessor circuits, etc. In these systems, both rising and falling edges of the clock are used to sample the input data, requiring that the duty-cycle of the clock be precisely maintained at 50%. Therefore, how to generate a clock with precise 50% duty-cycle for high-speed operation is an important issue. Namely, in high-frequency operations, clock outputs with a short cycle time can be severely distorted as clock passes through many delay cells. Even if the duty cycle of CLK_{ref} is 50% at the entrance, that of CLK_{out} may deviate significantly from 50%. As a consequence, it can cause




Fig. 1. Clock aligner implementations: (a) PLL clock aligner and (b) DLL clock aligner.

Table 1
Comparisons of PLL and DLL

PLL	DLL
Jitter accumulation	No jitter accumulation
Higher-order system	1st-order system
Can be unstable	Always stable
Hard to design	Easier to design
Costly to integrate loop filter	Easier to integrate loop filter
Less referent signal dependent	Referent signal dependent
Easy frequency multiplication	Difficult frequency multiplication
additional hardware is not needed	Additional hardware is needed
Wide locking range	Limited locking range

the output to have phase error, which could be fatal, especially in high-speed communication applications.

A conventional solution is to attach duty-cycle correction circuits to all output drivers with the price of added area, increased jitter, and further phase mismatch due to enlarged path [12]. There are several different methods for implementing 50% duty-cycle correctors, both in PLL and DLL control loops, intended to adjust the output duty-cycle of the multistage driver [8,13–15]. Some of these methods are analog [16], while others are digital [17]. Each of these methods has its advantages and drawbacks. In all these circuits, the variable delay element is one of the key building blocks. Its precision directly affects the overall performance of the circuit.

3. DLL with double edge synchronization

The structure of the proposed delay locked loop with double edge synchronization (DLL-DES) clock alignment circuit is pictured in Fig. 2. The clock aligner is composed of a voltage controlled delay line, VCDL, two phase detectors, PD1 and PD2, two charge-pumps, CP1 and CP2, two first order low-pass filters, LP1 and LP2, and a multistage clock buffer, CB. The negative feedback in the loop adjusts the delay through the VCDL by integrating the phase shift errors that result between the periodic reference input, CLK_{ref} , and the multistage output, CLK_{out} .

The underlying idea for this approach is to provide delay regulation for both a rising and trailing edge of the output clock pulse CLK_{out} . For implementation of variable delay regulation the building block VCDL is used. The control voltage V_{bn} (V_{bp}) defines delay regulation of a ris-




Fig. 2. DLL's architecture with double edges synchronization.

ing (trailing) clock pulse edge. The phase detector PD1 (PD2) compares a phase shift of rising (trailing) edges between the input, CLK_{in} , and output, CLK_{out} , clock pulses. UP1 (UP2) pulses cause I_p to add charge to loop filter capacitor C , whereas DN1 (DN2) pulses remove charge. The LP1's (LP2's) output, V_{ctrl1} (V_{ctrl2}), is connected to the VCDL control input at node V_{bn} (V_{bp}). When the system, from Fig. 2, enters in stable state both edges of CLK_{out} are synchronized and phase shifted in respect to the referent clock CLK_{ref} . An important feature of this architecture is that the duty-cycle of CLK_{out} is maintained at value of 50%.

3.1. Equivalent model of DLL-DES: transfer function and pulse-width

The equivalent model of a DLL-DES is pictured in Fig. 3. It is decomposed into two independent control loops, DLL-R and DLL-F. The upper one, DLL-R, determines a time delay of the output rising edge, while the lower, DLL-F, define the time delay of falling edge. Both control loops are of almost identical structure. The differences are the following:

- The phase detector PD1 is sensitive to a rising, while PD2 to a falling pulse edge;
- The voltage controlled delay line VCDL-R defines the time delay of a rising output pulse edge, while VCDL-F of the falling edge.

The building block CP1 has identical transfer function as CP2. The transfer functions of constituents LP1 and LP2 are identical, too.

Having in mind that the delay alignment is performed independently for the rising and falling edge, in the analysis that follows, we assume that DLL-DES's operation can be described as independent activities of two separate loops. Our analysis is based on frequency response of the DLL and is similar to that one described in [18]. Accordingly, for the upper loop, the output pulse delay $D_{outR}(s)$, is related to the input delay, $D_{refR}(s)$, by

$$D_{outR}(s) = (D_{refR}(s) - D_{outR}(s)) \cdot k_{PDR} \cdot k_{CPR} \cdot k_{LPR} \cdot k_{DLR} \quad (1)$$

where

$$k_{PDR} = \frac{dDC_{PDR}}{dD} = \frac{1}{T_{ref}} \quad \text{corresponds to phase detector sensitivity}$$

$$k_{CPR} = \frac{dI_{CPR}}{dDC_{PDR}} = I_{CPR} \quad \text{charge pump current sensitivity}$$

$$k_{LPR} = \frac{dV_{ctrl1}}{dI_{CPR}} = \frac{1}{sC_R} \quad \text{loop filter transfer function and}$$

$$k_{DLR} = \frac{dD}{dV_{ctrl1}} \quad \text{delay line sensitivity,}$$

with f_{ref} – frequency of the referent clock, CLK_{ref} ; T_{ref} – time period of referent clock; DC – duty-cycle of PD1's




Fig. 3. Equivalent model of DLL-DES.

output at f_{ref} ; $D = D_{outR} - D_{refR}$ – delay difference; I_{CPR} – output charge pump current; and C_R – filter capacitance.

By rearranging Eq. (1), for the DLL’s closed loop transfer function, $H_{DLLR}(s)$, we obtain

$$H_{DLLR}(s) = \frac{D_{outR}(s)}{D_{refR}(s)} = \frac{k_{PDR} \cdot \frac{k_{CPR}}{sC_R} \cdot k_{DLR}}{1 + k_{PDR} \cdot \frac{k_{CPR}}{sC_R} \cdot k_{DLR}} = \frac{1}{1 + s \cdot \frac{C_R}{k_{PDR} \cdot k_{CPR} \cdot k_{DLR}}} = \frac{1}{1 + \frac{s}{\omega_{NR}}} \quad (2)$$

where $\omega_{NR} = \frac{k_{PDR} \cdot k_{CPR} \cdot k_{DLR}}{C_R} = \frac{f_{ref} \cdot I_{CPR} \cdot k_{DLR}}{C_R}$ represents a pole of the DLL’s transfer function.

By analyzing Eq. (2) we conclude that the DLL has first order transfer function and the frequency of its pole corresponds to a loop bandwidth.

The delay at the DLL-DES’s output can be determined according to the transfer function which is obtained using an identical approach as one for conventional DLL architecture. Concerning the rise pulse edge, a transfer function has the form defined by Eq. (2). Accordingly the delay of a rising edge is defined by

$$D_{outR}(s) = H_{DLLR}(s) \cdot D_{inR}(s) = \frac{1}{1 + \frac{s}{\omega_{NR}}} \cdot D_{inR}(s). \quad (3)$$

For the transfer function of the falling edge, $H_{DLLF}(s)$, we have

$$H_{DLLF}(s) = \frac{D_{outF}(s)}{D_{inF}(s)} = \frac{1}{1 + \frac{s}{\omega_{NF}}} \quad (4)$$

where $\omega_{NF} = \frac{f_{ref} \cdot I_{CPF} \cdot k_{DLF}}{C_F}$.

The delay of a falling edge is

$$D_{outF}(s) = H_{DLLF}(s) \cdot D_{inF}(s) = \frac{1}{1 + \frac{s}{\omega_{NF}}} \cdot D_{inF}(s). \quad (5)$$

The pulse-width W_{ref} and W_{out} of the reference clock, CLK_{ref} , and from the DLL-DES’s output, CLK_{out} (see Fig. 2) are defined as $W_{ref} = D_{inR} - D_{inF}$ and $W_{out} = D_{outR} - D_{outF}$, respectively.

The pulse-width of the DLL-DES’s output depends on a difference between D_{outR} and D_{outF} and is defined as

$$W_{out}(s) = D_{outR}(s) - D_{outF}(s) = \frac{1}{1 + \frac{s}{\omega_{NR}}} \cdot D_{inR}(s) - \frac{1}{1 + \frac{s}{\omega_{NF}}} \cdot D_{inF}(s) \quad (6)$$

Due to symmetry in the DLL-DES, i.e. identical realizations of the upper and lower branch in the circuit model presented in Fig. 3, the following is valid, $\omega_{NR} = \omega_N = \omega_{NF}$. Accordingly, Eq. (6) can be written as

$$W_{out}(s) = \frac{1}{1 + \frac{s}{\omega_N}} \cdot (D_{inR}(s) - D_{inF}(s)) = \frac{1}{1 + \frac{s}{\omega_N}} \cdot W_{ref}(s) \quad (7)$$

Finally, the transfer function $H_W(s)$ which defines the ratio between the output and input pulse-width is given as

$$H_W(s) = \frac{W_{out}(s)}{W_{ref}(s)} = \frac{1}{1 + \frac{s}{\omega_N}} \quad (8)$$

By analyzing Eq. (8) we can conclude that the DLL-DES is:

- first order system,
- always stable, and
- the duty-cycle of the referent input, CLK_{ref} , and output pulse, CLK_{out} , is identical, an is equal to 50%.

4. Circuits implementation

In the sequel we will describe, in more details, the structure and principle of operation of each constituent of the DLL-DES based clock aligner.

4.1. Voltage controlled delay line

The actual implementation of a VCDL consists of a chain of variable delay buffers. Each delay buffer (adjustable timing element) is of identical structure. Current starved delay element (CSDE) was chosen as a convenient candidate for realization of the delay buffer. The main design decision for such a choice was the following: CSDE




Fig. 4. Modified current starved delay element.

provides independent delay regulation of both rising and falling clock pulse edges. Independent delay regulation can be achieved by varying the current of the p and n-MOS transistors.

In conventional CSDE (see Fig. 4a) a single control voltage V_{ctrl} , generated by a bias circuit, modulates the on resistance of pull-down M_3 , and through a current mirror, pull-up M_4 [19]. The variable resistances control the current available to charge or discharge the parasitic load capacitance.

In order to achieve independent, instead of single, variable resistances control, we propose here a modified version of CSDE, as one given in Fig. 4b. In our approach, both control voltages, V_{bn} and V_{bp} , directly drive gates of M_3 and M_4 MOS transistors, respectively. Transistors M_5 and M_6 act as symmetric loads and are used for two purposes: (a) to make linear a voltage-to-delay transfer function of the CSDE; and (b) provides correct initial condition for DLL operation even in a case when both control voltages V_{bn} and V_{bp} are out-of-regulation limits (for example, M_3 and M_4 are switched off).

The delay element is realized as two-inverter stage. The propagation delay of the first stage, t_1 , depends on gate voltages V_{bn} (defines the delay of a falling edge t_{1F}) and V_{bp} (defines the delay of a rising edge t_{1R}) [20], respectively, that are defined as

$$t_{1F} = \frac{\tau}{\sqrt{\frac{k_3}{k_5}(V_{bn} - V_{tn})}} \times \arctan \frac{\frac{V_{dd}}{2} \cdot \sqrt{\frac{k_3}{k_5}(V_{bn} - V_{tn})}}{\frac{k_3}{k_5}(V_{bn} - V_{tn})^2 + (\frac{V_{dd}}{2} - V_{tn}) \cdot (V_{dd} - V_{tn})} \quad (9)$$

$$t_{1R} = \frac{\tau}{\sqrt{\frac{k_4}{k_6}(V_{dd} - |V_{tp}| - V_{bp})}} \times \arctan \frac{\frac{V_{dd}}{2} \cdot \sqrt{\frac{k_4}{k_6}(V_{dd} - |V_{tp}| - V_{bp})}}{\frac{k_4}{k_6}(V_{dd} - |V_{tp}| - V_{bp})^2 + (\frac{V_{dd}}{2} - |V_{tp}|) \cdot (V_{dd} - |V_{tp}|)} \quad (10)$$

where k_3 , k_4 , k_5 and k_6 are constants determined by technology parameters and transistor geometry; V_{tn} and V_{tp} – threshold voltages; and V_{dd} – supply voltage.

The pulse propagation time, t_2 , of a second stage is fixed (i.e. does not depend of the control voltage) and is defined by [21]:

$$t_{2F} = \frac{C_{L2}}{k_7(V_{dd} - V_{tn})} \left[\frac{2 \cdot V_{tn}}{V_{dd} - V_{tn}} + \ln \left(\frac{4 \cdot (V_{dd} - V_{tn})}{V_{dd}} - 1 \right) \right] \quad (11)$$

$$t_{2R} = \frac{C_{L2}}{k_8(V_{dd} - |V_{tp}|)} \left[\frac{2|V_{tp}|}{V_{dd} - |V_{tp}|} + \ln \left(\frac{4(V_{dd} - |V_{tp}|)}{V_{dd}} - 1 \right) \right] \quad (12)$$

where C_{L2} – output load capacitance of the second stage; V_{dd} – supply voltage; k_7 and k_8 – technology parameter; and V_{tn} , V_{tp} – threshold voltages.

The total time delay, D , of the current starved delay element pictured in Fig. 4b is obtained by summing pulse propagation delays through both inverter stages, i.e. $D = t_1 + t_2$. The delay of a rising, D_R , and falling edge, D_F , respectively, is defined as:

$$D_R = t_{1F} + t_{2R} \quad (13)$$

$$D_F = t_{1R} + t_{2F}$$

The modified CSDE was designed for 1.2 μm CMOS technology, and for 5 supply voltage. A SPICE simulation results that correspond to delay functions of both rising and falling pulse edges are sketched with full-filled lines in Fig. 5, while those that correspond to the analytical models defined by Eqs. (9)–(13) are pictured with dashed line. The




Fig. 5. Rising and falling edge delay in term of control voltages.




Fig. 6. Implementation of phase detectors for (a) raising and (b) falling edges.

obtained results (see Fig. 5) show that linear regulation of voltage-versus-delay can be achieved. In addition, good agreement (<5%) between the analytical model and results of simulation exists [20]. In general, CSDE offers good

delay stability in respect to temperature and supply voltage variations. Its main disadvantage is relatively limited range of delay regulation.

The nominal delay which corresponds to one clock time period determines the optimal number of delay elements in the chain. Let note that our delay element (Fig. 4) is designed as non-inverting stage, so in general, an arbitrary number of delay elements can be build in the structure of the VCDL from Fig. 2. The VCDL from Fig. 2 was implemented as a chain of twelve delay elements. Let note that according to SPICE simulation, the delay sensitivity for the rising edge was $k_{DLR} = dD_R/dV_{bn} = -2.76 \text{ ns/V}$, and that for the falling edge was $k_{DLF} = dD_F/dV_{bp} = 4.06 \text{ ns/V}$.




Fig. 7. Waveforms of input and output signals for (a) phase detector 1 and (b) phase detector 2.

4.2. Phase detector

The phase detector measures the phase difference between the time reference and the delay chain. High precision dynamic phase detection circuit based on true single




Fig. 8. Equivalent logical model of phase detectors for (a) raising and (b) falling edges.

phase logic [22] is adopted in our design. The main advantages of this circuit are simple hardware structure, high-speed of operation, and small dead zone [19,23]. The UP_x and DN_x (*x* refers to 1 or 2) are used to control the charge-pump circuit CP_x. The PD1 (PD2) is sensitive to rising (falling) clock pulse edge. A modification, in respect to standard solution [19], is performed by substituting MOS transistors P₁₂, N₁₂, P₂₂, and N₂₂ (see Fig. 6a) with complementary ones N₁₁, P₁₃, N₂₁, and P₂₃ (see Fig. 6b, respectively).

Operational principles of PD1 and PD2 are shown in Fig. 7. The widths of UP and DN signals are proportional to the phase difference of the input signals. Fig. 7a (b) shows the operation of PD1 (PD2). Waveforms on the left side of Fig. 7a (b) correspond to a case when the signal CLK_{out} (see Fig. 2) leads in respect to the signal CLK_{ref}. Otherwise, timing diagrams on the right side are valid (CLK_{ref} leads the CLK_{out} signal).

The phase detector is in essence a digital circuit sensitive to rising/falling edge. In our proposal, the circuits sketched




Fig. 9. Current charge pump and loop filter implementation (a) and model (b).




Fig. 10. Simulation of DLL with double edges synchronization.

Compared to the results presented in [8,13–16] we obtain: (a) fast locking time; (b) low duty-cycle error within the full frequency operating range; (c) wide range of duty-cycle correction; and (d) double-edge correction.

6. Conclusion

In this paper a new DLL architecture with clock alignment capability of both leading and trailing edges is described. In essence, the DLL-DES's represents an alternative solution with additional circuit complexity in comparison to the conventional single-edge correction DLL. The DLL-DES's complexity is result of involving two closed loops which operate separately. The first loop is intended for delay regulation of the rising, while the second for delay regulation of the falling pulse edges. In contrast to similar PWCL designs (presented in References [8,13–16] and compared in respect to performance in Table 2) that are implemented in submicron technology, in our proposal for DLL-DES implementation we have used 1.2 μm CMOS technology. During this, a crucial idea of our paper was to point to the architectural details of DLL-DES, but not to its performance. Namely, the clock aligner has been designed specifically to correct precisely the duty-cycle factor in a multistage clock buffer to $(50 \pm 1)\%$ within the operating frequency range from 55 MHz up to 166 MHz. The proposed DLL based clock aligner keeps the same benefits of conventional DLL's such as good absolute stability, fast-response, and low-level output jitter for both (rising and falling) edges. Such circuits can serve in many applications including clock distribution network within the VLSI ICs, high-speed DRAM, and core-to-core interconnects within a system-on-chip designs.

References

- [1] Oklobdzija V, Stojanovic M, Markovic D, Nedovic N. Digital system clocking: high-performance and low-power aspects. Hoboken, New Jersey: Wiley Pub; 2003.
- [2] Sapatnekar S. Timing. Boston: Kluwer Academic Publishers; 2004.
- [3] Johnson H, Graham M. High-speed signal propagation: advanced black magic. Upper Saddle River, NJ, 07458: Prentice Hall; 2003.
- [4] Oklobdzija VG. Clocking and clocked storage elements in a multi-gigahertz environment. *IBM J Res Dev* 2003;47(5/6):567–84.
- [5] Razavi B. Phase-locking in high-performance systems: from devices to architectures. Hoboken, New Jersey: Wiley Pub; 2003.
- [6] Oklobdzija V, Krisnamurthy R-K. High-performance energy-efficient microprocessor design. Boston: Springer; 2006.
- [7] Kim C, Kang S. A low-swing clock double-edge triggered flip-flop. *IEEE J Solid-State Circ* 2002;37(5):648–52.
- [8] Mu F, Svensson C. Pulse control loop in high-speed CMOS clock buffers. *IEEE J Solid-State Circ* 2000;35(2):134–41.
- [9] Nedovic N, Aleksic M, Oklobdzija VG. Comparative analysis of double-edge versus single-edge triggered clocked storage elements. In: Proceedings of IEEE international symposium on circuits and systems. Scottsdale, Arizona; 2002. p. V105–8.
- [10] Nedovic N, Oklobdzija VG. Dual-edge triggered storage elements and clocking strategy for low-power systems. *IEEE Trans VLSI Sys* 2005;13(5):577–90.
- [11] Advanced Computer Systems Engineering Laboratory (ACSEL), Low Power Clocking Project. <<http://www.acsel-lab.com/Projects/detclocking/index.html>>.
- [12] Garlepp B, Donnelly K, Kim J, Chau P, Zerbe J, et al. A portable digital DLL for high-speed CMOS clock buffers. *IEEE J Solid-State Circ* 1999;34(5):632–43.
- [13] Han S-R, Liu S-I. A 500 MHz–1.25 GHz fast-locking pulsewidth control loop with presettable duty-cycle. *IEEE J Solid-State Circ* 2004;39(3):463–8.
- [14] Yang P-H, Wang J-S. Low voltage pulsewidth control loops for SoC applications. *IEEE J Solid-State Circ* 2002;37(10):1348–51.
- [15] Lin W-M, Huang H-Y. A low-jitter mutual-correlated pulsewidth control loop Circuit. *IEEE J Solid-State Circ* 2004;39(8):1366–9.
- [16] Tu H-L. A differential pulsewidth control loop for high-speed VLSI systems. *IEEE Trans Circ Syst II* 2006;53(5):417–21.
- [17] Wang Y-J, Kao S-K, Liu S-I. All-digital delay-locked loop/pulsewidth-control loop with adjustable duty-cycles. *IEEE J Solid-State Circ* 2006;41(6):1262–74.
- [18] Maneatis J. Low-jitter process-independent DLL and PLL based on self-biased techniques. *IEEE J Solid-State Circ* 1996;31(11):1723–32.
- [19] Moon Y, Choi J, Lee K, Jeong D-K, Kim M-K. An all-analog multiphase DLL using a replica delay line for wide-range operation and low-jitter performance. *IEEE J Solid-State Circ* 2000; 35(3):377–84.
- [20] Jovanović G, Stojčev M. Current starved delay element with symmetric load. *Int J Electron* 2006;93(3):167–75.
- [21] Kang S-M, Leblebici Y. CMOS digital integrated circuits: analysis and design. 3rd ed. New York: Mc-Graw Hill; 2003.
- [22] Yuan J, Svensson C. High-speed CMOS circuit technique. *IEEE J Solid-State Circ* 1989;24(1):62–70.
- [23] Jovanović G, Stojčev M, Krstić D. Delay locked loop with linear delay element. In: Proceedings of seventh international conference. TELSIKS, Niš, Serbia; 2005. p. 397–400.